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157] ABSTRACT
A high voltage d.c. stepping power supply for sam-
pling a utilization device such as an electrostatic ana-
lyzer has a relatively fast settling time for voltage
steps. The supply includes a waveform generator for
deriving a low voltage staircase waveform that feeds a
relatively long response time power supply deriving a
high output voltage generally equal to a predeter-
mined multiple of the input voltage. In the power sup-
ply, an a.c. voltage modulated by the staircase wave-
form is applied to a step-up transformer and thence to
a voltage multiplier stack to form a high voltage, rela-
tively poor replica of the input waveform at an inter-
mediate output terminal. A constant d.c. source, ap-
plied to the input of the power supply, biases the volt-
age at the intermediate output terminal to be in excess
of the predetermined multiple of the input voltage. A
fast shunt regulator responsive to the input signal pro-
vides an output which is a faithful high voltage repro-
duction of the staircase waveform. The shunt regula-
tor includes a solid state shunt device connected to
the intermediate output terminal via a dropping resis-
tor. The supply output is taken from the junction of
the resistor and the shunt device.
16 Claims, 3 Drawing Figures
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CONTROLLABLE HIGH VOLTAGE SOURCE which modulates an a.c. signal. The modulated a.c. sig-
HAVING FAST SETTLING TIME nal is applied to a step-up transformer and voltage mul-
ORIflN OF THF INVFNTION tipHer SUCk l° f°m * High V°'tage unidirectional *Z™\ORIGIN OF THE INVENTION
 whjch fa a predetermined multiple of said low voltage
The invention described herein was made by employ- 5 waveform.
ees of the United States Government and may be man- In the present invention, in contradistinction to the
ufactured and used by or for the Government for gov- prior art, the staircase waveform is biased with a d.c.
ernmental purposes without the payment of royalties source so that the output high voltage of the multiplier
thereon or therefor. is in excess of the predetermined multiple of said input
FIFI n OF THF TNVFNTION 10 signaL A shunt re8ulator raPidlv responsive to said lowFIELD OF THE INVENTION
 vo,tage waveform inciudes shunt devices coupled to
The present invention relates generally to high volt- the voltage multiplier output via a dropping resistor
age controllable power supplies and to amplifiers for across which is developed an output voltage equal to
deriving a high voltage replica of an input signal. The the predetermined multiple of the input waveform. For
present invention relates particularly to a fast response 15 reliability, the shunt devices are solid state, comprising
time controllable power supply which is formed as the a plurality of transistors having emitter and collector
combination of a slow responding power supply and a electrodes connected in series to achieve the required
fast responding shunt regulator. voltage breakdown rating.
RAPirrROiiNn OF THF INVFNTION Because the capacitors of a voltage multiplier chargeBACKGROUND OF THE INVENTION
 20 tnrough forwar(J bjased djodes and discharge through
High voltage power supplies having a staircase output back biased diodes, the output voltage of the multiplier
voltage waveform are used on board spacecraft as a de- can increase rather rapidly but can only decrease rela-
flection voltage source for electrostatic analyzers to lively slowly. Since the shunt regulator rapidly de-
sample the charged particle velocity distribution func- creases the voltage of the multiplier, the result is a con-
tions of a hot plasma viewed from the spacecraft. In 25 trollable power supply having rapid response for either
such an application, particularly in conjunction with a increasing or decreasing the output voltage,
fast spinning spacecraft, it is highly desirable that the Other objects and features of the present invention
supply have both low power dissipation and a short set- will become apparent upon perusal of the following de-
tling time, on the order of 200 microseconds, for pro- tailed description of one embodiment of the present in-
ducing the staircase steps sufficiently fast to maximize 3^ vention taken in conjunction with the appended draw-
spatial resolution and permit rapid precise measure- ing.
Trlor art stepping power supplies with low power dis- BRIEF DESCRIPTION OF THE DRAWING
sipation have generally been mechanized by modulat- FIG. 1 is an electrical schematic of the stepping
ing an a.c. source with an input staircase low voltage ^5 power supply of the present invention,
waveform and applying the modulated a.c. to a step-up FIG. 2 is a logarithmic versus linear plot of input volt-
transformer followed by a voltage multiplier stack. age to the FIG. 1 supply, as a function of time.
These supplies, principally due to the characteristics of FIG. 3 is a logarithmic versus linear plot of output
the voltage multiplier, have been unable to satisfy the voltage of the FIG. 1 supply, as a function of time,
aforementioned requirements for sampling a spacecraft 40
 DETA,LED DESCRIPTION OF THE DRAWINGborn electrostatic analyzer. Prior art supplies of this UtlAlLtU UtM-KIF I ION Oh IHh UKAW1NO
type with low power dissipation consistent with a Referring to FIG. 1, the high voltage stepping power
spacecraft environment have generally had settling supply of the present invention includes a slow or long
times between voltage steps on the order of 20 millisec- response time controllable power supply 12 having an
onds. For the case of fast spinning spacecraft, this set- input terminal 14 for receiving an input signal E,N (FIG.
tling time can be as much as 100 times too slow. It is 2) derived by a staircase waveform generator 16. The
estimated that if the voltage multiplier of such a supply output of generator 16 is a positive going, staircase
were designed to meet the settling time requirement, waveform including a portion 18, which generally rises
the resultant power supply would have a power dissipa- from a maximum negative voltage —V (on the order of
tion of about 50 times that desired. -5 volts) to zero volts in preferably 16 staircase steps
OBJECTS OF THE INVENTION z^'KT^' "" ' "* ""* P°rti°n * ^
It is an object of the present invention to provide a Waveform generator 16 comprises a clock source 24
controllable high voltage power supply having a fast re- which feeds a four stage binary counter 26 having a
sponse to an input signal. four bit parallel output 28 that is coupled to a four bit
It is another object of the present invention to pro- digital to analog converter 30 for deriving the voltage
vide a high voltage stepping power supply having both E,N coupled to terminal 14. Clock source 24 preferably
rapid settling time between steps and low power dissi- has a frequency on the order of 50 Hertz to provide 20
pation.
 60 millisecond spaced voltage steps 20 that occur synchro-
It is a further object of the present invention to pro- nously with pulses from the clock,
vide a stepping power supply which is a reliable all solid As will become apparent, long response time power
state design. supply 12 derives a positive output voltage at its output
r.,,..i..r.^ ^ -r.,.r- ...,,,,-v,-r-,^v, terminal 31; the output voltage has only one polarity
SUMMARY OF THE INVENTION ^
 and ranges from ,00 volts to 1,600 volts, whereby a
The stepping high voltag'e power supply of the pres- step is produced in response to each of the steps 20 of
ent invention, as in the prior art, comprises a waveform E/N with a predetermined negative multiplication factor
generator deriving a low voltage staircase waveform (gain) on the order of 300. As with prior art supplies
3,869,659
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the power supply 12 has a settling time on the order of
20 milliseconds and has a tendency to follow, but does
. not faithfully reproduce, the waveform of E/Ar at its out-
put terminal 31. As will be better understood as the de-
scription proceeds, the present invention provides a 5
faithful reproduction of the EMT waveform at terminal
52 by connecting dropping resistor 34 between termi-
nals 31 and 52, across which is connected shunt regula-
tor 32 that is driven by the output voltage of non-
inverting, d.c. feedback amplifier 58 responsive to the 10
voltage E;;V at terminal 14. The shunt regulator 32 has
substantially only resistive components, i.e., no lumped
inductances or capacitances, and thereby has a rela-
tively fast response time.
E,N is coupled to a virtual ground input terminal 36 15
of power supply 12 via an input resistor R, connected
between terminals 14 and 36. A feedback resistor R2 is
connected between virtual ground input terminal 36
and output terminal 31 providing power supply 12, a
negative voltage gain given by the ratio of R2 to Rt.
Supply 12 is actually a d.c. to a.c. to d.c. converter and
includes a modulator 38 that is fed by the signal on
input terminal 36 and by the output of a high frequency
sinusoidal oscillator 40, having a frequency typically on
the order of 50 kilohertz. The output of modulator 38,
a variable amplitude sinusoidal signal having an ampli-
tude proportional to the d.c. signal on input terminal
36, is applied to a step-up transformer 42 to provide ad-
ditional voltage gain. The a.c. output of step-up trans- „
former 42 is applied to a conventional rectifying, volt-
age multiplier stack 43 comprising diodes 44 and ca-
pacitors 46. Voltage multiplier 43 derives a relatively
high level, positive d.c. voltage that is supplied to out-
put terminal 31. _ ,.
To provide freedom for shunt regulator 32 to operate
for positive and negative d.c. voltage variations, a nega-
tive d.c. source 48 is coupled to input terminal 36 via
an input resistor 50 to bias the output voltage on termi-
nal 31 to a voltage in excess of the voltage Ew times the 40
gain of supply 12. Preferably, d.c. source 48 and resis-
tor 50 are chosen to bias the voltage on terminal 31
about 100 volts in excess of that given by the gain of
supply 12 times Ew. Thus, in the absence of d.c. source
48, the output voltage on terminal 31 would range from 45
0 to 1,500 volts; with d.c. source 48 chosen as indi-
cated, the voltage on terminal 31 ranges from 100 to
1,600 volts.
The output voltage, E0(/T. derived between terminal
52 and ground, is applied to a utilization device such as 50
an electrostatic analyzer 54 of either the cylindrical or
spherical type for sampling charged particle velocities
of a hot plasma. While the output voltage of power sup-
ply 12 appearing at terminal 31 has poor settling time
in response to the steps 20 of Ew and has a positive d.c. 55
bias due to source 48, EOUT is a faithful reproduction of
E/jv times a gain on the order of 300, i.e., EOUT ranges
from 0 to 1,500 volts in 16 proportional staircase steps.
This faithful reproduction at terminal 52 is achieved by
pulling the voltage at terminal 31 down in response to
E,N via dropping resistor 34 with the controllable shunt
regulator 32 connected between terminal 51 and the
negative terminal 53 of a positively grounded, low d.c.
voltage source 55, typically having a voltage of 5 volts1
Shunt regulator 32 is controlled by high gain, nonin-
verting amplifier 58 via amplifier output line 60. Am-
plifier 58 is in a path external to the series path of sup-
ply 12 (between terminal 14 and 52) and receives the
60
staircase waveform EIN via an input resistor R/^ con-
nected between terminal 14 and a virtual ground input
terminal 62 of the amplifier. Amplifier 58 also receives
the stepping supply output voltage EOUT as a feedback
signal via resistor R2' connected between virtual
ground input terminal 62 and output terminal 52.
Shunt regulator 32 and amplifier 58 have a negative
overall gain given by the ratio of R2' to R,', which is
chosen to be the same as the ratio of R2 to R,.
For high reliability purposes, shunt regulator 32 com-
prises all solid state elements. Because of the relatively
high maximum voltage appearing at terminal 52, i.e.,
about 1,500 volts, and because of the limited break-
down voltage of available solid state devices, shunt reg-
ulator 32 comprises a plurality of NPN transistors 62
("a" through "/") shunted by zener diodes 68 ("«"
through "/"). Preferably there are six transistors
62, each having collector and emitter electrodes
64 and 66 connected in a series or totem pole ar-
rangement between terminal 52 and the negative ter-
minal 53 of d.c. source 55. The six transistors 62 are
progressively labeled 62a to 62/ from terminal 52 to
source 55. Each transistor 62 has a breakdown voltage
on the order of 400 volts. This arrangement permits the
voltage EOUT to be generally divided across the transis-
tors 62 so that each transistor is not stressed above the
breakdown voltage.
The collector and emitter electrodes 64 and 66 of
each transistor are shunted by a separate zener diode,
68a to 68/, having a zener voltage selected in the range
of about 250 to 300 volts to fix the maximum voltage
across each transistor. The emitter electrode 66 and
base electrode 70 of each transistor 62 are connected
by a separate stabilizing resistor 72 for shunting transis-
tor leakage current in a manner well known in the art.
Each transistor base electrode 70 is coupled to ampli-
fier output line 60 via a separate diode 74 in series with
a current limiting resistor 76. Diodes 74 are poled to
conduct current from line 60 into the base electrodes
70, thereby isolating the base voltages of the various
transistors 62.
Shunt regulator 32 is variably driven into conduction
by the output of amplifier 58 to reduce the voltage at
terminal 52 below that of terminal 31 in response to
Ew. To this end, current is conducted out of supply 12
through dropping resistor 34 into shunt regulator 32
and passes serially from terminal 52 through a group of
the zener diodes 68 and thence through a group of tran-
sistors 62 to the —5 volt return terminal of source 55.
For the purpose of discussion it is assumed that zener
diodes 68 have a zener voltage of 250 volts and that the
instantaneous voltage of EOUT is 1,200 volts. Starting
from terminal 52, the first four zener diodes 680 to 68d
are in conduction providing a voltage across diodes 68a
to 68d of 1,000 volts, the remaining diodes (68e and
68/) and the first four transistors (62a to 62d) being cut
off. The conduction path passes through the fifth and
sixth transistors 62e and 62/, the former being dynami-
cally controlled by the output of amplifier 58 so it has
a collector-emitter voltage drop of approximately 200
volts and the latter being saturated and having a voltage
drop approaching zero volts to produce the 1,200 volts
from terminal 52 to ground. The first four transistors
68a to 6Sd are maintained cut off because the emitter
voltages established by the first four zener diodes are
higher than the small base voltage established by ampli-
fier 58.
3,869,659
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Thus, fdr any instantaneous voltage EOVT, not more trolling the amplitude of said a.c. source in response to
than one of transistors 62 is dynamically controlled by said input signal.
amplifier 58 while the transistors above the controlled 3. The apparatus of claim 1 wherein said relatively
transistor are cut off and the transistors below the con- long response time source has a relatively fast response
trolled transistor are saturated. Each of the transistors 5 for increasing said output voltage and a relatively slow
62 assumes control in different adjoining 250 volt response for decreasing said output voltage,
ranges, whereby transistor 62/dynamically controls 4. The apparatus of claim 2 wherein said output volt-
EOVT between 0 and 250 volts, transistor 62e dynami- age has only one polarity and further including a source
cally controls EOUT between 250 volts and 500 volts, of relatively low d.c. voltage opposite in polarity to said
etc. The shunt regulator 32 is returned to the small neg- '0 output voltage, said shunt regulator means including a
ative voltage of source 55, rather than to ground, to en- plurality of transistors having emitter and collector
able a small saturation voltage of transistors 62 to be electrodes connected in series between one of said out-
overcome so that EOVT can be controlled in the neigh- Put terminals and said low voltage source,
borhood of zero volts. 5. The apparatus of claim 3 wherein said output volt-
What has been described is a completely solid state 15 a8e has only one polarity and further including a source
stepping power supply in which EOVT, a high voltage of relatively low d.c. voltage opposite in polarity to said
replica of E;jv as shown in FIG. 3, has been obtained outPut voltage, said shunt regulator means including a
with a staircase portion 82 having settling times of 200 plurality of transistors having emitter and collector
microseconds between steps 80, enabling rapid, precise electrodes connected in series between one of said out-
sampling of electrostatic analyzer 54. Furthermore, the 20 Put terminals and said low voltage source,
power supply 12, while capable of only slow discharge 6" Arhl8h Volta8e stePPin8 Power suPP'y havin8 rela'
through back biased diodes 44, has the capability of a tlvelv.fast Settlln8 time for Volta8e stePs comprising:
rapid charging because in that situation the diodes 44 a <"g>tal clock source;
are forward biased. This rapid charging ability provides „ means for, dermnS f 'ow volta«e stal^case analo«
a rising flyback portion 84 of EOUT from 0 to 1,500 volts 25 inP.ut Vol'a8e S18nal havin8 stePs synchronous with
in about 2 milliseconds. said c'ock sour,ce; . .
The invention has provided the combination of a a pair of output terminals; , „ . . . . . ,
controllable power supply having a relatively fast re- a relatlvelv Ion8 response time controllable high volt-K rr j e j
 age source responsive to said input voltage signal,
sponse only for increasing voltage and a shun regulator
 30 ^ ^ source £ predetermined
32 having a fast response for decreasing voltage. The ^ *
 s()urce ^  ^ tQ sajd
provision of control to both power supply 12 and shunt * terminals, means for d.c. biasing said high
regulator 32 allows the maximum voltage across the ,£
 source haye an QU , * jn *
dropping resistor 34 to be kept rather small, about 00
 Q{ safd ^og-voltage times s^id ; *nd
volts, resulting in low power dissipation. Since the elec-
 35 fast res time shunt lator means responsive
trostatic analyzer 54 represents substantially an open
 tQ said . g. , ,e(J across sajd QU tef
circuit enabling resistor 34 to be several megohms, the
 mjna,s for redudng the QUtput voltag£ a{ sajd out.
power dissipation in resistor 34 is less than about 10
 put terminals to said gain times said input signal
milliwatts. 7> jne apparatus of claim 6 wherein said high voltage
Having described in detail a preferred embodiment 40
 source includes a rectifying voltage multiplier respon-
of the invention, it should be apparent that numerous
 sive to an a c source and means for controlling the am-
modifications may be made to the embodiment within
 plkude of said a c source in response to said input sig.
the spirit and scope of the invention. Hence, it is in-
 na]
tended that the detailed description be considered as
 8 The apparatus of claim 6 wherein said high voltage
illustrative of the concept of the invention and not in 45
 source has a reiativeiy fast respOnse for increasing said
a limiting sense. output voltage and a relatively slow response for de-
What is claimed is: creasing said output voltage.
1. A controllable high voltage source having a rela- 9. The apparatus of claim 7 wherein said output volt-
lively fast response to a low voltage input signal source
 age has only one polarity and further including a source
with a predetermined gain comprising: 50 of relatively low d.c. voltage opposite in polarity to said
a pair of input terminals for said input signal source; output voltage, said shunt regulator means including a
a pair of output terminals for high voltage output; plurality of transistors having emitter and collector
a relatively long response time controllable high volt- electrodes connected in series between one of said out-
age source coupled between said input and output
 put terminals and said low voltage source,
terminals, said long response time source having 55 10. The apparatus of claim 8 wherein said output
said predetermined gain; voltage has only one polarity and further including a
means for d.c. biasing said long response time con- source of relatively low d.c. voltage opposite in polarity
trollable voltage source to have an output voltage to said output voltage, said shunt regulator means in-
in excess of the input signal times said gain; and eluding a plurality of transistors having emitter and col-
fast response time shunt regulator means coupled lector electrodes connected in series between one of
across said output terminals responsive to said said output terminals and said low voltage source,
input signal at said input terminals for reducing the 11. A high voltage source having an output terminal
output voltage across said output terminals to said for developing a high voltage capable of following rela-
gain times said input signal.
 65 lively rapid variations of a relatively low voltage input
2. The apparatus of claim 1 wherein said long re- source comprising an input terminal responsive to the
sponse time source includes a rectifying voltage multi- input source, a series path between the input and out-
plier responsive to an a.c. source and means for con- put terminals said path including a d.c. to a.c. to d.c.
3,869,659
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converter connected to be responsive to the voltage at
the input terminal for deriving a high voltage output
having a tendency to follow the variations, a variable
impedance shunt path having substantially only resis-
tive components connected across the output terminal,
and means external to the first path responsive to the
voltage at the input terminal for controlling the imped-
ance of the shunt path.
12. The source of claim 11 wherein the converter in-
cludes a voltage multiplier having diodes and capaci- 10 j
tors.
13. The source of claim 12 further including a resis-
tor series connected between the output of the con-
verter and the output terminal, said means for control-
ling the impedance of the shunt path including a non- 15
inverting d.c. amplifier, said amplifier having an input
terminal connected to be responsive to the input source
and a feedback resistor connected between the output
terminal and the amplifier input terminal.
14. The source of claim 13 wherein the shunt imped- 20
ance includes plural series connected variable imped-
ance elements, each of said elements including means
for enabling a (a) predetermined, finite voltage, (b) a
substantially zero voltage and (c) dynamic voltage to
be developed across them in response to the voltage at 25
the output terminal, and means for dynamically con-
trolling the voltage developed across only one of the
elements at a time in response to an output -voltage of
the amplifier.
15. The source of claim 14 further including a first
input resistor between the relatively low voltage input
terminal and the amplifier input terminal, a second
input resistor between the relatively low voltage input
terminal and an input terminal of the converter, and
another feedback resistor between the converter out-
put and the converter input terminals, the ratio of the
input resistor to the feedback resistor for the amplifier
being substantially equal to that for the converter so
that the gain of the series path including the converter
and the path including the amplifier are substantially
the same.
16. The source of claim 12 wherein the shunt imped-
ance includes plural series connected variable imped-
ance elements, each of said elements including means
for enabling a (a) predetermined, finite voltage, (b) a
substantially zero voltage and (c) dynamic voltage to
be developed across them in response to the voltage at
the output terminal, and means for dynamically con-
trolling the voltage developed across only one of the
elements at a time in response to an output voltage of
the amplifier means for controlling the shunt path im-
pedance. ,
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